910 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
gdkchan	d0954564cd	Add ADC and SBC instructions	2018-02-07 20:46:36 -03:00
gdkchan	79f028e410	Add FMADD and FMSUB instructions	2018-02-07 20:07:16 -03:00
gdkchan	768b573772	Add FMOV (scalar, register) and FCMPE instructions	2018-02-07 19:43:52 -03:00
gdkchan	18ac1c4045	Removed parts of the MMU functionality to use memory directly (faster, but potentially more dangerous, WIP), also changed the Shl/Sshr immediate instructions to use IL instead of calling the method	2018-02-07 13:44:48 -03:00
gdkchan	d77d691381	Implement SSHL instruction, fix exception on FMAX/FMIN, and use a better exception message for undefined/unimplemented instructions	2018-02-07 09:38:43 -03:00
gdkchan	b99e808791	Support loading NSO/NRO without a MOD0 header, stub some functions, support more ids on SvcGetInfo	2018-02-06 20:28:32 -03:00
gdkchan	2347c44bbf	Improve access to system registers by using properties, also use exclusive region granularity on exclusive load/stores, and ensure that acquires without releases won't hold the address forever, remove unused ALU rev method	2018-02-06 12:15:08 -03:00
gdkchan	6ae5587b5e	Update README.md	2018-02-04 22:39:03 -02:00
gdkchan	d7ee5809bc	Create README.md	2018-02-04 21:11:01 -02:00
gdkchan	b7e1d9930d	aloha	2018-02-04 20:08:20 -03:00