CCF_100/ryujinx
1
1
Fork 0
mirror of https://github.com/ryujinx-mirror/ryujinx.git synced 2025-01-28 18:46:47 -06:00
Code Issues Releases Wiki Activity
ryujinx/Ryujinx/Cpu/Instruction
History
gdkchan b4a1cfde10 Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
..
AInst.cs
aloha
2018-02-04 20:08:20 -03:00
AInstEmitAlu.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitAluHelper.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitBfm.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitCcmp.cs
aloha
2018-02-04 20:08:20 -03:00
AInstEmitCsel.cs
aloha
2018-02-04 20:08:20 -03:00
AInstEmitException.cs
Rename ARegisters to AThreadState
2018-02-18 16:28:07 -03:00
AInstEmitFlow.cs
Rename ARegisters to AThreadState
2018-02-18 16:28:07 -03:00
AInstEmitMemory.cs
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
AInstEmitMemoryEx.cs
Rename ARegisters to AThreadState
2018-02-18 16:28:07 -03:00
AInstEmitMemoryHelper.cs
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
AInstEmitMove.cs
aloha
2018-02-04 20:08:20 -03:00
AInstEmitMul.cs
aloha
2018-02-04 20:08:20 -03:00
AInstEmitSimdArithmetic.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitSimdCmp.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitSimdCvt.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitSimdHelper.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitSimdLogical.cs
CPU refactoring - move SIMD (scalar and vector) instructions to separate files by category, remove AILConv and use only the methods inside SIMD helper to extract/insert vector elements
2018-02-17 18:06:11 -03:00
AInstEmitSimdMemory.cs
Rename ARegisters to AThreadState
2018-02-18 16:28:07 -03:00
AInstEmitSimdMove.cs
Implement Zip1, Zip2 (#25)
2018-02-20 07:41:55 -03:00
AInstEmitSimdShift.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00
AInstEmitSystem.cs
Rename ARegisters to AThreadState
2018-02-18 16:28:07 -03:00
AInstEmitter.cs
aloha
2018-02-04 20:08:20 -03:00
ASoftFallback.cs
Add SMULL (vector), USHR (scalar), FCCMPE, FNMSUB, fixed a some instructions
2018-02-20 14:39:03 -03:00